dma.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361
  1. #include <stdio.h>
  2. #include <string.h>
  3. #include <strings.h>
  4. #include <stdlib.h>
  5. #include <stdint.h>
  6. #include <stdarg.h>
  7. #include <fcntl.h>
  8. #include <unistd.h>
  9. #include <sys/ioctl.h>
  10. #include <sys/mman.h>
  11. #include <arpa/inet.h>
  12. #include <sys/time.h>
  13. #include <errno.h>
  14. #include <assert.h>
  15. #include "error.h"
  16. #include "pcilib.h"
  17. #include "pci.h"
  18. #include "dma.h"
  19. const pcilib_dma_info_t *pcilib_get_dma_info(pcilib_t *ctx) {
  20. if (!ctx->dma_ctx) {
  21. pcilib_model_description_t *model_info = pcilib_get_model_description(ctx);
  22. if ((ctx->event_ctx)&&(model_info->event_api->init_dma)) {
  23. pcilib_map_register_space(ctx);
  24. ctx->dma_ctx = model_info->event_api->init_dma(ctx->event_ctx);
  25. } else if ((model_info->dma_api)&&(model_info->dma_api->init)) {
  26. pcilib_map_register_space(ctx);
  27. ctx->dma_ctx = model_info->dma_api->init(ctx, PCILIB_DMA_MODIFICATION_DEFAULT, NULL);
  28. }
  29. if (!ctx->dma_ctx) return NULL;
  30. }
  31. return &ctx->dma_info;
  32. }
  33. pcilib_dma_engine_t pcilib_find_dma_by_addr(pcilib_t *ctx, pcilib_dma_direction_t direction, pcilib_dma_engine_addr_t dma) {
  34. pcilib_dma_engine_t i;
  35. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  36. if (!info) {
  37. pcilib_error("DMA Engine is not configured in the current model");
  38. return PCILIB_ERROR_NOTSUPPORTED;
  39. }
  40. for (i = 0; info->engines[i]; i++) {
  41. if ((info->engines[i]->addr == dma)&&((info->engines[i]->direction&direction)==direction)) break;
  42. }
  43. if (info->engines[i]) return i;
  44. return PCILIB_DMA_ENGINE_INVALID;
  45. }
  46. int pcilib_set_dma_engine_description(pcilib_t *ctx, pcilib_dma_engine_t engine, pcilib_dma_engine_description_t *desc) {
  47. ctx->dma_info.engines[engine] = desc;
  48. return 0;
  49. }
  50. int pcilib_start_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, pcilib_dma_flags_t flags) {
  51. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  52. if (!info) {
  53. pcilib_error("DMA is not supported by the device");
  54. return PCILIB_ERROR_NOTSUPPORTED;
  55. }
  56. if (!ctx->model_info.dma_api) {
  57. pcilib_error("DMA Engine is not configured in the current model");
  58. return PCILIB_ERROR_NOTAVAILABLE;
  59. }
  60. if (!ctx->model_info.dma_api->start_dma) {
  61. return 0;
  62. }
  63. return ctx->model_info.dma_api->start_dma(ctx->dma_ctx, dma, flags);
  64. }
  65. int pcilib_stop_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, pcilib_dma_flags_t flags) {
  66. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  67. if (!info) {
  68. pcilib_error("DMA is not supported by the device");
  69. return PCILIB_ERROR_NOTSUPPORTED;
  70. }
  71. if (!ctx->model_info.dma_api) {
  72. pcilib_error("DMA Engine is not configured in the current model");
  73. return PCILIB_ERROR_NOTAVAILABLE;
  74. }
  75. if (!ctx->model_info.dma_api->stop_dma) {
  76. return 0;
  77. }
  78. return ctx->model_info.dma_api->stop_dma(ctx->dma_ctx, dma, flags);
  79. }
  80. int pcilib_enable_irq(pcilib_t *ctx, pcilib_irq_type_t irq_type, pcilib_dma_flags_t flags) {
  81. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  82. if (!info) {
  83. pcilib_error("DMA is not supported by the device");
  84. return PCILIB_ERROR_NOTSUPPORTED;
  85. }
  86. if (!ctx->model_info.dma_api) {
  87. pcilib_error("DMA Engine is not configured in the current model");
  88. return PCILIB_ERROR_NOTAVAILABLE;
  89. }
  90. if (!ctx->model_info.dma_api->enable_irq) {
  91. return 0;
  92. }
  93. return ctx->model_info.dma_api->enable_irq(ctx->dma_ctx, irq_type, flags);
  94. }
  95. int pcilib_disable_irq(pcilib_t *ctx, pcilib_dma_flags_t flags) {
  96. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  97. if (!info) {
  98. pcilib_error("DMA is not supported by the device");
  99. return PCILIB_ERROR_NOTSUPPORTED;
  100. }
  101. if (!ctx->model_info.dma_api) {
  102. pcilib_error("DMA Engine is not configured in the current model");
  103. return PCILIB_ERROR_NOTAVAILABLE;
  104. }
  105. if (!ctx->model_info.dma_api->disable_irq) {
  106. return 0;
  107. }
  108. return ctx->model_info.dma_api->disable_irq(ctx->dma_ctx, flags);
  109. }
  110. int pcilib_acknowledge_irq(pcilib_t *ctx, pcilib_irq_type_t irq_type, pcilib_irq_source_t irq_source) {
  111. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  112. if (!info) {
  113. pcilib_error("DMA is not supported by the device");
  114. return PCILIB_ERROR_NOTSUPPORTED;
  115. }
  116. if (!ctx->model_info.dma_api) {
  117. pcilib_error("DMA Engine is not configured in the current model");
  118. return PCILIB_ERROR_NOTAVAILABLE;
  119. }
  120. if (!ctx->model_info.dma_api->acknowledge_irq) {
  121. return 0;
  122. }
  123. return ctx->model_info.dma_api->acknowledge_irq(ctx->dma_ctx, irq_type, irq_source);
  124. }
  125. typedef struct {
  126. size_t size;
  127. void *data;
  128. size_t pos;
  129. pcilib_dma_flags_t flags;
  130. } pcilib_dma_read_callback_context_t;
  131. static int pcilib_dma_read_callback(void *arg, pcilib_dma_flags_t flags, size_t bufsize, void *buf) {
  132. pcilib_dma_read_callback_context_t *ctx = (pcilib_dma_read_callback_context_t*)arg;
  133. if (ctx->pos + bufsize > ctx->size) {
  134. if ((ctx->flags&PCILIB_DMA_FLAG_IGNORE_ERRORS) == 0)
  135. pcilib_error("Buffer size (%li) is not large enough for DMA packet, at least %li bytes is required", ctx->size, ctx->pos + bufsize);
  136. return -PCILIB_ERROR_TOOBIG;
  137. }
  138. memcpy(ctx->data + ctx->pos, buf, bufsize);
  139. ctx->pos += bufsize;
  140. if (flags & PCILIB_DMA_FLAG_EOP) {
  141. if ((ctx->pos < ctx->size)&&(ctx->flags&PCILIB_DMA_FLAG_MULTIPACKET)) {
  142. if (ctx->flags&PCILIB_DMA_FLAG_WAIT) return PCILIB_STREAMING_WAIT;
  143. else return PCILIB_STREAMING_CONTINUE;
  144. }
  145. return PCILIB_STREAMING_STOP;
  146. }
  147. return PCILIB_STREAMING_REQ_FRAGMENT;
  148. }
  149. static int pcilib_dma_skip_callback(void *arg, pcilib_dma_flags_t flags, size_t bufsize, void *buf) {
  150. struct timeval *tv = (struct timeval*)arg;
  151. struct timeval cur;
  152. if (tv) {
  153. gettimeofday(&cur, NULL);
  154. if ((cur.tv_sec > tv->tv_sec)||((cur.tv_sec == tv->tv_sec)&&(cur.tv_usec > tv->tv_usec))) return PCILIB_STREAMING_STOP;
  155. }
  156. return PCILIB_STREAMING_REQ_PACKET;
  157. }
  158. int pcilib_stream_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, pcilib_dma_flags_t flags, pcilib_timeout_t timeout, pcilib_dma_callback_t cb, void *cbattr) {
  159. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  160. if (!info) {
  161. pcilib_error("DMA is not supported by the device");
  162. return PCILIB_ERROR_NOTSUPPORTED;
  163. }
  164. if (!ctx->model_info.dma_api) {
  165. pcilib_error("DMA Engine is not configured in the current model");
  166. return PCILIB_ERROR_NOTAVAILABLE;
  167. }
  168. if (!ctx->model_info.dma_api->stream) {
  169. pcilib_error("The DMA read is not supported by configured DMA engine");
  170. return PCILIB_ERROR_NOTSUPPORTED;
  171. }
  172. if (!info->engines[dma]) {
  173. pcilib_error("The DMA engine (%i) is not supported by device", dma);
  174. return PCILIB_ERROR_NOTAVAILABLE;
  175. }
  176. if ((info->engines[dma]->direction&PCILIB_DMA_FROM_DEVICE) == 0) {
  177. pcilib_error("The selected engine (%i) is S2C-only and does not support reading", dma);
  178. return PCILIB_ERROR_NOTSUPPORTED;
  179. }
  180. return ctx->model_info.dma_api->stream(ctx->dma_ctx, dma, addr, size, flags, timeout, cb, cbattr);
  181. }
  182. int pcilib_read_dma_custom(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, pcilib_dma_flags_t flags, pcilib_timeout_t timeout, void *buf, size_t *read_bytes) {
  183. int err;
  184. pcilib_dma_read_callback_context_t opts = {
  185. size, buf, 0, flags
  186. };
  187. err = pcilib_stream_dma(ctx, dma, addr, size, flags, timeout, pcilib_dma_read_callback, &opts);
  188. if (read_bytes) *read_bytes = opts.pos;
  189. return err;
  190. }
  191. int pcilib_read_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, void *buf, size_t *read_bytes) {
  192. int err;
  193. pcilib_dma_read_callback_context_t opts = {
  194. size, buf, 0, 0
  195. };
  196. err = pcilib_stream_dma(ctx, dma, addr, size, PCILIB_DMA_FLAGS_DEFAULT, PCILIB_DMA_TIMEOUT, pcilib_dma_read_callback, &opts);
  197. if (read_bytes) *read_bytes = opts.pos;
  198. return err;
  199. }
  200. int pcilib_skip_dma(pcilib_t *ctx, pcilib_dma_engine_t dma) {
  201. int err;
  202. struct timeval tv, cur;
  203. gettimeofday(&tv, NULL);
  204. tv.tv_usec += PCILIB_DMA_SKIP_TIMEOUT;
  205. tv.tv_sec += tv.tv_usec / 1000000;
  206. tv.tv_usec += tv.tv_usec % 1000000;
  207. do {
  208. // IMMEDIATE timeout is not working properly, so default is set
  209. err = pcilib_stream_dma(ctx, dma, 0, 0, PCILIB_DMA_FLAGS_DEFAULT, PCILIB_DMA_TIMEOUT, pcilib_dma_skip_callback, &tv);
  210. gettimeofday(&cur, NULL);
  211. } while ((!err)&&((cur.tv_sec < tv.tv_sec)||((cur.tv_sec == tv.tv_sec)&&(cur.tv_usec < tv.tv_usec))));
  212. if ((cur.tv_sec > tv.tv_sec)||((cur.tv_sec == tv.tv_sec)&&(cur.tv_usec > tv.tv_usec))) return PCILIB_ERROR_TIMEOUT;
  213. return 0;
  214. }
  215. int pcilib_push_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, pcilib_dma_flags_t flags, pcilib_timeout_t timeout, void *buf, size_t *written) {
  216. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  217. if (!info) {
  218. pcilib_error("DMA is not supported by the device");
  219. return PCILIB_ERROR_NOTSUPPORTED;
  220. }
  221. if (!ctx->model_info.dma_api) {
  222. pcilib_error("DMA Engine is not configured in the current model");
  223. return PCILIB_ERROR_NOTAVAILABLE;
  224. }
  225. if (!ctx->model_info.dma_api->push) {
  226. pcilib_error("The DMA write is not supported by configured DMA engine");
  227. return PCILIB_ERROR_NOTSUPPORTED;
  228. }
  229. if (!info->engines[dma]) {
  230. pcilib_error("The DMA engine (%i) is not supported by device", dma);
  231. return PCILIB_ERROR_NOTAVAILABLE;
  232. }
  233. if ((info->engines[dma]->direction&PCILIB_DMA_TO_DEVICE) == 0) {
  234. pcilib_error("The selected engine (%i) is C2S-only and does not support writes", dma);
  235. return PCILIB_ERROR_NOTSUPPORTED;
  236. }
  237. return ctx->model_info.dma_api->push(ctx->dma_ctx, dma, addr, size, flags, timeout, buf, written);
  238. }
  239. int pcilib_write_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, void *buf, size_t *written_bytes) {
  240. return pcilib_push_dma(ctx, dma, addr, size, PCILIB_DMA_FLAG_EOP|PCILIB_DMA_FLAG_WAIT, PCILIB_DMA_TIMEOUT, buf, written_bytes);
  241. }
  242. double pcilib_benchmark_dma(pcilib_t *ctx, pcilib_dma_engine_addr_t dma, uintptr_t addr, size_t size, size_t iterations, pcilib_dma_direction_t direction) {
  243. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  244. if (!info) {
  245. pcilib_error("DMA is not supported by the device");
  246. return 0;
  247. }
  248. if (!ctx->model_info.dma_api) {
  249. pcilib_error("DMA Engine is not configured in the current model");
  250. return -1;
  251. }
  252. if (!ctx->model_info.dma_api->benchmark) {
  253. pcilib_error("The DMA benchmark is not supported by configured DMA engine");
  254. return -1;
  255. }
  256. if (!info->engines[dma]) {
  257. pcilib_error("The DMA engine (%i) is not supported by device", dma);
  258. return -1;
  259. }
  260. return ctx->model_info.dma_api->benchmark(ctx->dma_ctx, dma, addr, size, iterations, direction);
  261. }
  262. int pcilib_get_dma_status(pcilib_t *ctx, pcilib_dma_engine_t dma, pcilib_dma_engine_status_t *status, size_t n_buffers, pcilib_dma_buffer_status_t *buffers) {
  263. const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
  264. if (!info) {
  265. pcilib_error("DMA is not supported by the device");
  266. return 0;
  267. }
  268. if (!ctx->model_info.dma_api) {
  269. pcilib_error("DMA Engine is not configured in the current model");
  270. return -1;
  271. }
  272. if (!ctx->model_info.dma_api->status) {
  273. memset(status, 0, sizeof(pcilib_dma_engine_status_t));
  274. return -1;
  275. }
  276. if (!info->engines[dma]) {
  277. pcilib_error("The DMA engine (%i) is not supported by device", dma);
  278. return -1;
  279. }
  280. return ctx->model_info.dma_api->status(ctx->dma_ctx, dma, status, n_buffers, buffers);
  281. }