nwl.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184
  1. #define _PCILIB_DMA_NWL_C
  2. #define _BSD_SOURCE
  3. #define _GNU_SOURCE
  4. #include <stdio.h>
  5. #include <stdlib.h>
  6. #include <string.h>
  7. #include <unistd.h>
  8. #include <sys/time.h>
  9. #include "pci.h"
  10. #include "pcilib.h"
  11. #include "error.h"
  12. #include "tools.h"
  13. #include "nwl_private.h"
  14. #include "nwl_defines.h"
  15. int dma_nwl_start(pcilib_dma_context_t *vctx, pcilib_dma_engine_t dma, pcilib_dma_flags_t flags) {
  16. int err;
  17. nwl_dma_t *ctx = (nwl_dma_t*)vctx;
  18. if (!ctx->started) {
  19. // global initialization, should we do anything?
  20. ctx->started = 1;
  21. }
  22. if (dma == PCILIB_DMA_ENGINE_INVALID) return 0;
  23. else if (dma > ctx->dmactx.pcilib->num_engines) return PCILIB_ERROR_INVALID_BANK;
  24. if (flags&PCILIB_DMA_FLAG_PERSISTENT) ctx->engines[dma].preserve = 1;
  25. err = dma_nwl_start_engine(ctx, dma);
  26. return err;
  27. }
  28. int dma_nwl_stop(pcilib_dma_context_t *vctx, pcilib_dma_engine_t dma, pcilib_dma_flags_t flags) {
  29. int err;
  30. int preserving = 0;
  31. nwl_dma_t *ctx = (nwl_dma_t*)vctx;
  32. if (!ctx->started) return 0;
  33. // stop everything
  34. if (dma == PCILIB_DMA_ENGINE_INVALID) {
  35. for (dma = 0; dma < ctx->dmactx.pcilib->num_engines; dma++) {
  36. if (flags&PCILIB_DMA_FLAG_PERSISTENT) {
  37. ctx->engines[dma].preserve = 0;
  38. }
  39. if (ctx->engines[dma].preserve) preserving = 1;
  40. err = dma_nwl_stop_engine(ctx, dma);
  41. if (err) return err;
  42. }
  43. // global cleanup, should we do anything?
  44. if (!preserving) {
  45. ctx->started = 0;
  46. }
  47. return 0;
  48. }
  49. if (dma > ctx->dmactx.pcilib->num_engines) return PCILIB_ERROR_INVALID_BANK;
  50. // ignorign previous setting if flag specified
  51. if (flags&PCILIB_DMA_FLAG_PERSISTENT) {
  52. ctx->engines[dma].preserve = 0;
  53. }
  54. return dma_nwl_stop_engine(ctx, dma);
  55. }
  56. pcilib_dma_context_t *dma_nwl_init(pcilib_t *pcilib, const char *model, const void *arg) {
  57. int i, j;
  58. int err;
  59. pcilib_dma_engine_t dma;
  60. pcilib_register_description_t eregs[NWL_MAX_DMA_ENGINE_REGISTERS];
  61. const pcilib_model_description_t *model_info = pcilib_get_model_description(pcilib);
  62. nwl_dma_t *ctx = malloc(sizeof(nwl_dma_t));
  63. if (!ctx) return NULL;
  64. memset(ctx, 0, sizeof(nwl_dma_t));
  65. pcilib_register_bank_t dma_bank = pcilib_find_register_bank_by_addr(pcilib, PCILIB_REGISTER_BANK_DMA);
  66. if (dma_bank == PCILIB_REGISTER_BANK_INVALID) {
  67. free(ctx);
  68. pcilib_error("DMA Register Bank could not be found");
  69. return NULL;
  70. }
  71. ctx->dma_bank = model_info->banks + dma_bank;
  72. ctx->base_addr = pcilib_resolve_register_address(pcilib, ctx->dma_bank->bar, ctx->dma_bank->read_addr);
  73. if ((model)&&(strcasestr(model, "ipecamera"))) {
  74. ctx->type = NWL_MODIFICATION_IPECAMERA;
  75. ctx->ignore_eop = 1;
  76. } else {
  77. ctx->type = NWL_MODIFICATION_DEFAULT;
  78. err = pcilib_add_registers(pcilib, 0, nwl_xrawdata_registers);
  79. if (err) {
  80. free(ctx);
  81. pcilib_error("Error (%i) adding NWL XRAWDATA registers", err);
  82. return NULL;
  83. }
  84. }
  85. for (j = 0; nwl_dma_engine_registers[j].bits; j++);
  86. if (j > NWL_MAX_DMA_ENGINE_REGISTERS) {
  87. free(ctx);
  88. pcilib_error("Too many (%i) engine registers defined, only %i supported", j, NWL_MAX_DMA_ENGINE_REGISTERS);
  89. return NULL;
  90. }
  91. memcpy(eregs, nwl_dma_engine_registers, j * sizeof(pcilib_register_description_t));
  92. for (i = 0; i < 2 * PCILIB_MAX_DMA_ENGINES; i++) {
  93. pcilib_dma_engine_description_t edesc;
  94. char *addr = ctx->base_addr + DMA_OFFSET + i * DMA_ENGINE_PER_SIZE;
  95. memset(&edesc, 0, sizeof(pcilib_dma_engine_description_t));
  96. err = dma_nwl_read_engine_config(ctx, &edesc, addr);
  97. if (err) continue;
  98. for (j = 0; nwl_dma_engine_registers[j].bits; j++) {
  99. int dma_addr_len = (PCILIB_MAX_DMA_ENGINES > 9)?2:1;
  100. const char *dma_direction;
  101. eregs[j].name = nwl_dma_engine_register_names[i * NWL_MAX_DMA_ENGINE_REGISTERS + j];
  102. eregs[j].addr = nwl_dma_engine_registers[j].addr + (addr - ctx->base_addr);
  103. switch (edesc.direction) {
  104. case PCILIB_DMA_FROM_DEVICE:
  105. dma_direction = "r";
  106. break;
  107. case PCILIB_DMA_TO_DEVICE:
  108. dma_direction = "w";
  109. break;
  110. default:
  111. dma_direction = "";
  112. }
  113. sprintf((char*)eregs[j].name, nwl_dma_engine_registers[j].name, dma_addr_len, edesc.addr, dma_direction);
  114. }
  115. err = pcilib_add_registers(pcilib, j, eregs);
  116. if (err) {
  117. free(ctx);
  118. pcilib_error("Error (%i) adding NWL DMA registers for engine %i", err, edesc.addr);
  119. return NULL;
  120. }
  121. dma = pcilib_add_dma_engine(pcilib, &edesc);
  122. if (dma == PCILIB_DMA_ENGINE_INVALID) {
  123. free(ctx);
  124. pcilib_error("Problem while registering DMA engine");
  125. return NULL;
  126. }
  127. ctx->engines[dma].desc = &pcilib->engines[dma];
  128. ctx->engines[dma].base_addr = addr;
  129. }
  130. return (pcilib_dma_context_t*)ctx;
  131. }
  132. void dma_nwl_free(pcilib_dma_context_t *vctx) {
  133. nwl_dma_t *ctx = (nwl_dma_t*)vctx;
  134. if (ctx) {
  135. if (ctx->type == NWL_MODIFICATION_DEFAULT) dma_nwl_stop_loopback(ctx);
  136. dma_nwl_free_irq(ctx);
  137. dma_nwl_stop(vctx, PCILIB_DMA_ENGINE_ALL, PCILIB_DMA_FLAGS_DEFAULT);
  138. free(ctx);
  139. }
  140. }