123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119 |
- #include <stdio.h>
- #include <stdlib.h>
- #include <string.h>
- #include <unistd.h>
- #include <sys/time.h>
- #include "pcilib.h"
- #include "pci.h"
- #include "error.h"
- #include "tools.h"
- #include "nwl_private.h"
- #include "nwl_defines.h"
- int dma_nwl_init_irq(nwl_dma_t *ctx, uint32_t val) {
- if (val&(DMA_INT_ENABLE|DMA_USER_INT_ENABLE)) {
- if (val&DMA_INT_ENABLE) ctx->irq_preserve |= PCILIB_DMA_IRQ;
- if (val&DMA_USER_INT_ENABLE) ctx->irq_preserve |= PCILIB_EVENT_IRQ;
- }
-
- ctx->irq_started = 1;
- return 0;
- }
- int dma_nwl_free_irq(nwl_dma_t *ctx) {
- if (ctx->irq_started) {
- dma_nwl_disable_irq((pcilib_dma_context_t*)ctx, 0);
- if (ctx->irq_preserve) dma_nwl_enable_irq((pcilib_dma_context_t*)ctx, ctx->irq_preserve, 0);
- ctx->irq_enabled = 0;
- ctx->irq_started = 0;
- }
- return 0;
- }
- int dma_nwl_enable_irq(pcilib_dma_context_t *vctx, pcilib_irq_type_t type, pcilib_dma_flags_t flags) {
- uint32_t val;
- nwl_dma_t *ctx = (nwl_dma_t*)vctx;
-
- if (flags&PCILIB_DMA_FLAG_PERSISTENT) ctx->irq_preserve |= type;
- if ((ctx->irq_enabled&type) == type) return 0;
-
- type |= ctx->irq_enabled;
-
- nwl_read_register(val, ctx, ctx->base_addr, REG_DMA_CTRL_STATUS);
- if (!ctx->irq_started) dma_nwl_init_irq(ctx, val);
- val &= ~(DMA_INT_ENABLE|DMA_USER_INT_ENABLE);
- nwl_write_register(val, ctx, ctx->base_addr, REG_DMA_CTRL_STATUS);
-
- pcilib_clear_irq(ctx->dmactx.pcilib, NWL_DMA_IRQ_SOURCE);
- if (type & PCILIB_DMA_IRQ) val |= DMA_INT_ENABLE;
- if (type & PCILIB_EVENT_IRQ) val |= DMA_USER_INT_ENABLE;
- nwl_write_register(val, ctx, ctx->base_addr, REG_DMA_CTRL_STATUS);
-
- ctx->irq_enabled = type;
- return 0;
- }
- int dma_nwl_disable_irq(pcilib_dma_context_t *vctx, pcilib_dma_flags_t flags) {
- uint32_t val;
- nwl_dma_t *ctx = (nwl_dma_t*)vctx;
-
- ctx->irq_enabled = 0;
-
- nwl_read_register(val, ctx, ctx->base_addr, REG_DMA_CTRL_STATUS);
- if (!ctx->irq_started) dma_nwl_init_irq(ctx, val);
- val &= ~(DMA_INT_ENABLE|DMA_USER_INT_ENABLE);
- nwl_write_register(val, ctx, ctx->base_addr, REG_DMA_CTRL_STATUS);
-
- if (flags&PCILIB_DMA_FLAG_PERSISTENT) ctx->irq_preserve = 0;
- return 0;
- }
- int dma_nwl_enable_engine_irq(nwl_dma_t *ctx, pcilib_dma_engine_t dma) {
- uint32_t val;
-
- dma_nwl_enable_irq((pcilib_dma_context_t*)ctx, PCILIB_DMA_IRQ, 0);
- nwl_read_register(val, ctx, ctx->engines[dma].base_addr, REG_DMA_ENG_CTRL_STATUS);
- val |= (DMA_ENG_INT_ENABLE);
- nwl_write_register(val, ctx, ctx->engines[dma].base_addr, REG_DMA_ENG_CTRL_STATUS);
-
- return 0;
- }
- int dma_nwl_disable_engine_irq(nwl_dma_t *ctx, pcilib_dma_engine_t dma) {
- uint32_t val;
- nwl_read_register(val, ctx, ctx->engines[dma].base_addr, REG_DMA_ENG_CTRL_STATUS);
- val &= ~(DMA_ENG_INT_ENABLE);
- nwl_write_register(val, ctx, ctx->engines[dma].base_addr, REG_DMA_ENG_CTRL_STATUS);
- return 0;
- }
- int dma_nwl_acknowledge_irq(pcilib_dma_context_t *vctx, pcilib_irq_type_t irq_type, pcilib_irq_source_t irq_source) {
- uint32_t val;
-
- nwl_dma_t *ctx = (nwl_dma_t*)vctx;
- pcilib_nwl_engine_context_t *ectx = ctx->engines + irq_source;
- if (irq_type != PCILIB_DMA_IRQ) return PCILIB_ERROR_NOTSUPPORTED;
- if (irq_source >= ctx->dmactx.pcilib->num_engines) return PCILIB_ERROR_NOTAVAILABLE;
- nwl_read_register(val, ctx, ectx->base_addr, REG_DMA_ENG_CTRL_STATUS);
- if (val & DMA_ENG_INT_ACTIVE_MASK) {
- val |= DMA_ENG_ALLINT_MASK;
- nwl_write_register(val, ctx, ectx->base_addr, REG_DMA_ENG_CTRL_STATUS);
- }
-
- return 0;
- }
|