|
@@ -1,49 +1,9 @@
|
|
|
#! /bin/bash
|
|
|
export PCILIB_MODEL=ipedma
|
|
|
|
|
|
-#echo "ADC & GOT: Turning on power..."
|
|
|
-#pci -w 9048 f0
|
|
|
-#sleep 0.1
|
|
|
-
|
|
|
-#pci -w 9048 ff
|
|
|
-#sleep 0.1
|
|
|
-###################################### For internal RF clock ##########################
|
|
|
-#echo "KALYPSO: reset internal PLL"
|
|
|
-#pci -w 904C 1
|
|
|
-#sleep 0.1
|
|
|
-
|
|
|
-#echo "KALYPSO: enable internal clock (WARNING: ONLY FOR DEBUGGING!)"
|
|
|
-#pci -w 904C 0
|
|
|
-#sleep 0.1
|
|
|
-
|
|
|
-#echo "reset and synchronize TOP and BOTTOM"
|
|
|
-#pci -w 904C 2
|
|
|
-#sleep 0.1
|
|
|
-
|
|
|
-#echo "SETTING FOR 0 for 1024 and 8 for 512 PIXELS"
|
|
|
-#pci -w 904C 0
|
|
|
-#sleep 0.1
|
|
|
-
|
|
|
-
|
|
|
-############## For external RF clock ############
|
|
|
-#echo "KALYPSO: #################################################"
|
|
|
-#echo "KALYPSO: setup enable external RF clock"
|
|
|
-#echo "KALYPSO: #################################################"
|
|
|
-
|
|
|
-pci -w 904C 1
|
|
|
-sleep 0.1
|
|
|
-
|
|
|
-#echo "reset and synchronize TOP and BOTTOM"
|
|
|
-pci -w 904C 003
|
|
|
-sleep 0.1
|
|
|
-
|
|
|
-#echo "SETTING FOR 1024 PIXELS"
|
|
|
-pci -w 904C 001
|
|
|
-sleep 0.1
|
|
|
-
|
|
|
-####################################################
|
|
|
-
|
|
|
-
|
|
|
+echo " ###########################################################"
|
|
|
+echo " KALYPSO 1024 pix - EXTERNAL CLOCK "
|
|
|
+echo " ###########################################################"
|
|
|
|
|
|
####################################################
|
|
|
echo "RESET of the KALYPSO"
|
|
@@ -53,10 +13,8 @@ sleep 0.1
|
|
|
|
|
|
echo "DE-RESET of the KALYPSO"
|
|
|
pci -w 9040 0x0 # enable internal clock
|
|
|
-#pci -w 9040 80000000 # enable external clock
|
|
|
sleep 0.1
|
|
|
|
|
|
-
|
|
|
######################################
|
|
|
pci -w 0x9024 0
|
|
|
sleep 0.1
|
|
@@ -83,9 +41,41 @@ sleep 0.1
|
|
|
echo "write the number of samples to be acquired"
|
|
|
pci -w 9108 0x0400
|
|
|
|
|
|
+###################################################
|
|
|
+echo "----------> reset of the clock align stage"
|
|
|
+
|
|
|
+ pci -w 9088 0
|
|
|
+ sleep 0.05
|
|
|
+
|
|
|
+ pci -w 908C 0
|
|
|
+ sleep 0.05
|
|
|
+
|
|
|
+ pci -w 9040 10310f00
|
|
|
+ sleep 0.05
|
|
|
+ pci -w 9040 10210f00
|
|
|
+ sleep 0.05
|
|
|
+#
|
|
|
+ pci -w 9040 10310f00
|
|
|
+ sleep 0.05
|
|
|
+ pci -w 9040 10210f00
|
|
|
+ sleep 0.05
|
|
|
+#
|
|
|
+ pci -w 9040 10310f00
|
|
|
+ sleep 0.05
|
|
|
+ pci -w 9040 10210f00
|
|
|
+ sleep 0.05
|
|
|
+#
|
|
|
+ pci -w 9040 10310f00
|
|
|
+ sleep 0.05
|
|
|
+ pci -w 9040 10210f00
|
|
|
+ sleep 1 # do not reduce this time, waiting till the PLL is locked #
|
|
|
|
|
|
-# echo "----------> NO -reset of the clock align stage"
|
|
|
-# pci -w 9040 10310f00
|
|
|
-# sleep 0.05
|
|
|
-# pci -w 9040 10210f00
|
|
|
-# sleep 0.05
|
|
|
+####################################################
|
|
|
+
|
|
|
+echo "reset and synchronize TOP and BOTTOM"
|
|
|
+pci -w 904C 003
|
|
|
+sleep 0.1
|
|
|
+
|
|
|
+echo "SETTING FOR 1024 PIXELS"
|
|
|
+pci -w 904C 001
|
|
|
+sleep 0.1
|