|
|
@@ -37,6 +37,18 @@ Citation~\cite{lonardo2015nanet}
|
|
|
|
|
|
\section{Results}
|
|
|
|
|
|
+\subsection{Host interface}
|
|
|
+
|
|
|
+On the host side, AMD's DirectGMA technology, an implementation of the
|
|
|
+bus-addressable memory extension for OpenCL 1.1+, is used to prepare GPU buffers
|
|
|
+for writing data by FPGA as well as mapping the remote FPGA device for writing
|
|
|
+signals. To write into the GPU, the physical bus address of the GPU buffer is
|
|
|
+determined with a call to \texttt{clEnqueueMakeBuffersResidentAMD}. The address
|
|
|
+is written to an FPGA register and updated for each successful transfer of one
|
|
|
+or more pages of data. Due to hardware restrictions the largest possible GPU
|
|
|
+buffer sizes are about 95 MB. Larger transfers are achieved with a double
|
|
|
+buffering mechanism (MV: we should measure intra-GPU data transfers).
|
|
|
+
|
|
|
|
|
|
\section{Conclusion}
|
|
|
|
